

# Architectural Strategies of Low Power VLSI Versatile Multimedia Functional Unit

**K. Srishylam**

Assistant Prof.

Sagar Institute of Technology (SITECH),  
Hyderabad, srishylam.k@gmail.com

**Dr. D. Venkat Reddy**

Associate prof.

MGIT, Hyderabad  
dasari\_reddy@yahoo.com

**V. Sreelatha**

Research Scholar

JNTU, Hyderabad  
sreelatha.21@gmail.com

**Abstract** - Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major consideration, where power dissipation has become as important a consideration as performance and area. This paper reviews various strategies and methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of the techniques that have been proposed to overcome these difficulties. The paper concludes with the future challenges that must be met to design low power, high performance systems. In the past, the major concerns of the VLSI designer were area, performance, cost and reliability; power consideration was mostly of only secondary importance. In this paper we introduced the low power VLSI techniques in the architecture of VMFU. In this paper we implemented radix 4 algorithm and SPST technique in VMFU. The VMFU is a multiplexer controlled system. Multiple operations can be achieved by changing the selection bits of multiplexer. Approximately 30% of power can be reduced by using these low power VLSI techniques. The power estimation can be analysed with X-Power Analyser of XILINX tool and multiple operations can be simulated by using MODELSIM software.

**Keywords** - Versatile Multimedia Functional Unit (VMFU), Radix- 4 Booth Algorithm, Spurious Power Suppression Technique (SPST), Multiplexer.

## I. INTRODUCTION

Power dissipation is recognized as a critical parameter in modern VLSI design field. To satisfy MOORE'S law and to produce consumer electronics goods with more backup and less weight, low power VLSI design is necessary. Dynamic power dissipation which is the major part of total power dissipation is due to the charging and discharging capacitance in the circuit. The golden formula for calculation of dynamic power dissipation is  $P_d = CLV2f$ . Power reduction can be achieved by various manners. They are reduction of output Capacitance CL, reduction of power supply voltage V, reduction of switching activity and clock frequency f. In this section we introduced the above three technologies to encounter the unnecessary power dissipation problems Hybrid CSA[1] is mostly adopted in Multiplier circuits. Modified Booth Encoding is adopted in Multiplier and VMFU. Transient power minimization Method is applicable for Multiplier, VMFU and ETD(H.264)[5]. In recent years, however, this has begun to change and, increasingly, power is being given comparable weight to area and speed considerations. Several factors have contributed to this trend. Perhaps the primary driving factor has been the remarkable success

and growth of the class of personal computing devices (portable desktops, audio- and video-based multimedia products) and wireless communications systems (personal digital assistants and personal communicators) which demand high-speed computation and complex functionality with low power consumption. In these applications, average power consumption is a critical design concern. The projected power budget for a battery-powered, A4 format, portable multimedia terminal. The basic idea is that, instead of shifting and adding for every column of the multiplier term and multiplying by 1 or 0, we only take every second column, and multiply by  $\pm 1$ ,  $\pm 2$ , or 0, to obtain the same results. The advantage of this method is the halving of the number of partial products [4]. To Booth recode the multiplier term, we consider the bits in blocks of three, such that each block overlaps the previous block by one bit. Grouping starts from the LSB, and the first block only uses two bits of the multiplier. Figure 1 shows the grouping of bits from the multiplier term for use in modified booth encoding. The below diagram shows process of Radix-4 Booth Encoding method, which reduces number of partial products [10].




Fig.1. Radix-4 Booth Grouping

Each block is decoded to generate the correct partial product. The encoding of the multiplier Y, using the modified booth algorithm, generates the following five signed digits, -2, -1, 0, +1, +2. Each encoded digit in the multiplier performs a certain operation on the multiplicand, X, as illustrated in Table

Block	Re - coded digit	Operation on X
000	0	0 X
001	+1	+1 X
010	+1	+1 X
011	+2	+2 X
100	-2	-2 X
101	-1	-1 X
110	-1	-1 X
111	0	0 X

Comparing the MSP for different cases




Fig.2. Process of Suppression of MSP

As shown in the above Fig.2 The total power is divided into MSB POWER and LSB POWER. By using Transient Power minimization technique we can eliminate MSB POWER, Provided Msb data should not Affect the computation[2]. In the Above Figure .The 1<sup>st</sup> case illustrates a transient state in which the spurious transitions of carry signals occur in the MSP though the final result of the MSP are unchanged. The 2nd and the 3rd cases describe the situations of one negative operand adding another positive operand without and with carry from LSP, respectively. Moreover, the 4th and the 5<sup>th</sup> cases respectively demonstrate the addition of two negative operands without and with carry-in from LSP. In those cases, the results of the MSP are predictable Therefore the computations in the MSP are useless and can be neglected. The data are separated into the Most Significant Part (MSP) and the Least significant Part (LSP). To know whether the MSP affects the computation results or not. We need a detection logic unit to detect the effective ranges of the inputs. The Boolean logical equations shown below express the behavioral principles of the detection logic unit in the MSP circuits of the SPST-based adder/subtractor: The Detection Unit Decides Whether MSB is Allowed or Eliminated. By using this technique we can Suppress Power up to 22%.

**Block diagram of VMFU**-Based on the selection values the VMFU performs six operations this method consist of three stages [2],[7].

- Partial product generation
- Partial product reduction
- Accumulation process
- If the selection bits are 100 the operation is SAD(successive Approximation Division)
- If the selection bits are 000 the operation is Addition
- If the selection bits are 010 the operation is Subtraction
- If the selection bits are 110 the operation is Interpolation
- If the selection bits are 001 the operation is Multiplication
- If the selection bits are 111 the operation is MAC

In this paper three techniques are implemented in VMFU to suppress the power and to increase the speed. Booth encoding and SPST techniques finds more applications in DSP and Multimedia Applications.




Fig.3. Chip micrograph of VMFU

### Principle of power suppression




Fig.4. Block Diagram of SPST

Above Figure shows a 16-bit adder/subtractor design example adopting the proposed SPST. In this example, the 16-bit adder/subtractor is divided into MSP and LSP between the eighth and the ninth bits. Latches implemented by simple AND gates are used to control the input data of the MSP. When the MSP is necessary, the input data of MSP remain unchanged. However, when the MSP is negligible, the input data of the MSP become zeros to avoid glitching power consumption. The two operands of the MSP enter the detection-logic unit, except the adder/subtractor, so that the detection-logic unit can decide whether to turn off the MSP or not. Based on the derived Boolean equations (1) to (8), the detection-logic unit of SPST is shown which can determine whether the input data of MSP should be latched or not. Moreover, we propose the novel glitch-diminishing technique by adding three 1-bit registers to control the assertion of the *close*, *sign*, and *carr-ctrl* signals to further decrease the transient signals occurred in the cascaded circuits which are usually adopted in VLSI architectures designed for multimedia/DSP applications. A certain amount of delay is used to assert the *close*, *sign*, and *carr-ctrl* signals after the period of data transition which is achieved by controlling the three 1-bit registers at the outputs of the detection-logic unit.[5].

Hence, the transients of the detection-logic unit can be filtered out; thus, the data latches shown in Fig can prevent the glitch signals from flowing into the MSP with tiny

cost. The data transient time and the earliest required time of all the inputs are also illustrated. The delay should be set in the range of, which is shown as the shadow area in Fig, to filter out the glitch signals as well as to keep the computation results correct[6].

#### HDL code for Top module

```

module TOP_SPST(clock,rst,X,Y,sel,VMFU_OUT);
    parameter Addition = 3'b000;
    parameter Multiplication = 3'b001;
    parameter Subtraction = 3'b010;
    parameter SAD = 3'b100;
    parameter Interpolation = 3'b110;
    parameter MAC = 3'b111;
    input clock,rst;
    input signed [15:0]X,Y;
    input [2:0]sel;
    output reg [33:0]VMFU_OUT;
    reg [33:0] INTRPLTN;
    wire [33:0] SAD_OUT;
    wire [31:0]MULTIPLICATION;
    wire [33:0]SUB_OUT,MAC_OUT;
    wire [33:0]ADD_OUT;
    wire [31:0]MULT_OUT;
    reg [31:0]acc;
    always @ (posedge clock)
    begin
        if (rst)
            begin
                VMFU_OUT = 34'b0;
                acc = 34'b0;
                INTRPLTN = 34'b0;
            end
        else
            begin
                case (sel)
                    3'b000 : begin
                        VMFU_OUT = ADD_OUT;
                    end
                    3'b001 : begin
                        VMFU_OUT = MULT_OUT;
                    end
                    3'b010 : begin
                        VMFU_OUT = SUB_OUT;
                    end
                    3'b100 : begin
                        VMFU_OUT = SAD_OUT;
                    end
                    3'b110 : begin
                        INTRPLTN = (X + Y)>> 1;
                        VMFU_OUT = INTRPLTN;
                    end
                    3'b111 : begin
                        acc = acc + MULT_OUT;
                        VMFU_OUT = acc;
                    end
                    default : begin
                        VMFU_OUT = 34'b0;
                    end
                endcase
            end
    end
endcase
end

```

```

end
Carry_Sv_ADDCSA(.a1(X),.a2(Y),.sum(ADD_OUT));MULTIPLIERMULT
(.clock(clock),.Multiplier(X),.Multiplicand(Y),.Final_OUT
_reg(MULT_OUT));
TOP_MACMAC1
(.clock(clock),.rst(rst),.X(X),.Y(Y),.MULTIPLICATION(M
ULTIPLICATION),.Final_out(MAC_OUT));
SUB SUB1 (.X(X),.Y(Y),.D(SUB_OUT));
SAD SAD1 (.X(X),.Y(Y),.SAD_OUT(SAD_OUT));
endmodule

```

#### Analysis of Detection Process

1) When the detection-logic unit turns off the MSP At this moment, the outputs of the MSP are directly compensated by the SE unit; therefore, the time saved from skipping the computations in the MSP circuits shall cancel out the delay caused by the detection-logic unit.2) When the detection-logic unit turns on the MSP The MSP circuits must wait for the notification of the detection-logic unit to turn on the data latches to let the data in. Hence, the delay caused by the detection-logic unit will contribute to the delay of the whole combinationalcircuitry, i.e., the 16-bit adder/subtractor in this design example.3)When the detection-logic unit remains its decision No matter whether the last decision is turning on or turning off the MSP, the delay of the detection logic is negligible because the path of the combinational circuitry (i.e., the 16-bit adder/subtractor in this design example) remains the same.[4]





Fig.5. Block Diagram of VMFU

## II. RESULT AND ANALYSIS


By using VMFU we can obtain SIX operations with low power. The multiplexer is incorporated in this VMFU. Modelsim is used to simulate the SIX operations. In this paper all simulation results shown(six). XILINX is used to Synthesise the verilog code. This work involves 25 verilog modules. X-power analyser of XILINX is use3d to analyse the power.

### RTL Schematic of the VMFU




## III. SIMULATION SCREENSHOTS


### Selection bits are 000 –Addition




### Selection bits are 010- Subtraction




### When the selection bits are 001- Multiplication




### When the selection bits are -100 SAD



### When the selection bits are 110- Interpolation




### When the selection bits are 111 MAC




The below diagram shows power reduction analysis. If we observe the Normalized power, it is reduced 0% without VMFU (plain vmfu). In second case -8% power is reduced with SPST and VMFU. In third case -24% i.e. 24% is reduced with SPST, Booth algorithm (mbe) and Vmfu Technologies.


In this paper Two VLSI Tools are used. To Synthesise the VERILOG CODE, XILINX is used and MODELSIM is used to simulate the code. We achieved the SIX operations without any errors. The code also dumped on to the FPGA kit.




### Device utilization summary



### Xilinx-XPower Analyzer Result



### FPGA dumping result



## IV. CONCLUSION AND FUTURE SCOPE

In this paper, we discussed the implementation of modified booth algorithm, hybrid CSA and transient minimization power techniques for the design unit VMFU. By using modified booth encoding technique we can increase the speed of the system and by using Power transient minimization method we can reduce the power up to 24%. By combining CSA and accumulation process we can form a hybrid CSA, which is the most suitable application of multiplier.

## REFERENCES

- [1] A new vlsi architecture of parallel multiplier-accumulator based on radix-2 modified booth algorithm, Young-Ho Seo and Dong-Wook Kim, IEEE Transactions, Volume 18, No.2 Feb 2010 (IEEE vlsi transactions, 2010, Radix4 modified Booth Algorithm)
- [2] A Spurious power suppression Technic for multimedia/Dsp applications, IEEE Transactions, Vol 56, No.1, Kuan-Hung Chen, Yuan-Sun Chu.
- [3] C. S. Wallace, "A suggestion for a fast multiplier," *IEEE Trans. Electron Comput.*, vol. EC-13, no. 1, pp. 14-17, Feb. 1964.
- [4] A. R. Cooper, "Parallel architecture modified Booth multiplier," *Proc. Inst. Electr. Eng. G*, vol. 135, pp. 125-128, 1988.
- [5] N. R. Shanbag and P. Juneja, "Parallel implementation of a 4x4-bit multiplier using modified Booth's algorithm," *IEEE J. Solid-State Circuits*, vol. 23, no. 4, pp. 1010-1013, Aug. 1988.
- [6] J. Fadavi-Ardekani, "M<sub>0</sub>N Booth encoded multiplier generator using optimized Wallace trees," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 1, no. 2, pp. 120-125, Jun. 1993.
- [7] N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, "A 4.4 ns CMOS 54x54 multiplier using pass-transistor multiplexer," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 251-257, Mar. 1995.
- [8] A. Tawfik, F. Elguibaly, and P. Agathoklis, "New realization and implementation of fixed-point IIR digital filters," *J. Circuits, Syst., Comput.*, vol. 7, no. 3, pp. 191-209, 1997.
- [9] A. Tawfik, F. Elguibaly, M. N. Fahmi, E. Abdel-Raheem, and P. Agathoklis, "High-speed area-efficient inner-product processor," *Can. J. Electr. Comput. Eng.*, vol. 19, pp. 187-191, 1994.
- [10] F. Elguibaly and A. Rayhan, "Overflow handling in inner-product processors," in *Proc. IEEE Pacific Rim Conf. Commun., Comput., Signal Process.*, Aug. 1997, pp. 117-120.



## **AUTHOR'S PROFILE**



### **K. Srishylam**

Received AMIE in 2007 from the Institution of Engineers (India), M.Tech. from JNTU, Hyderabad. His areas of interest includes very large scale integration, astro physics, micro electronics, low power VLSI. Presently He is working as a Asst. Professor in SITECH (Sagar Institute of Technology), Hyderabad. He guided many research projects in VLSI area. He is a member of IETE and IE (I).



### **Dr. D. Venkat Reddy**

was born in India in 1966. He received his B.Tech. and M.Tech degrees from Nagarjuna University, Guntur, India and J.N.T.U., Hyderabad in 1989 and 1996 respectively. He is currently working as Associate Professor in Department of Electronics & Communication Engineering, Mahatma Gandhi Institute of Technology, Hyderabad. His main research interests are multivalued logic, Digital Design. He is a member of IEEE Signal Processing Society and Computer Society, member of IETE and member of ISTE. He completed his Ph.D. from JNTU Hyderabad in July 2011.



### **V. Sreelatha**

received B.TECH and M.TECH from J.N.T.U Hyderabad in 2006 and 2011 respectively. Currently she is pursuing Ph.D. from JNTU, Hyderabad. She is doing research on OCP protocol for SOCA Applications.